Modelling of PLL based Frequency Multiplier System using VHDL - AMS – A Hardware Descriptive Language
نویسندگان
چکیده
This paper provides an overview of the VHDLAMS hardware description language for analog and mixedsignal applications like the phase locked loop system which is designed by describing the major elements or components of the system with the help of this hardware descriptive language and illustrating it using Hamster which is a simulation software for VHDL and Verilog Descriptive Language. Index Terms – PLL, VHDL – AMS, Verilog AMS, analog simulations, mixed signal simulations. ________________________________________________________________________________________________________
منابع مشابه
VHDL-AMS modelling and Optimization of a Fractional-N Synthesizer with experiment Designs
In this work, we expose our approach to design and optimize mixed analogue and digital systems at a high level description using the hardware description language VHDL-AMS. Many statistical experimental design methods are employed in optimization. We apply Hocke_D4 experimental designs with five parameters in order to minimize the lock time and the spurious level of a fractional-N synthesizer a...
متن کاملModelling of a Switched Mode Power Supply using VHDL - AMS – A Hardware Descriptive Language
This paper provides an overview of the VHDL AMS hardware description language for analog and mixedsignal applications like the switched mode power supply which is designed by describing the major elements or components of the system with the help of this hardware descriptive language and illustrating it using Hamster which is a simulation software for VHDL and Verilog Descriptive Language. Inde...
متن کاملA Straightforward - Fractional-N Phase-Locked Loop HDL Design for RF Applications
The present paper describes a systematic straightforward design of a - fractional-N PhaseLocked Loop based on HDL behavioral modeling. The proposed design consists in describing the mixed mode behavior of this - fractional-N PLL architecture starting from the specifications of each building block. The HDL models of critical PLL blocks have been described in VHDL-AMS to predict the different...
متن کاملHardware Description Language Design of Σ-Δ Fractional-N Phase-Locked Loop for Wireless Applications
This paper discusses a systematic design of a ∑-Δ fractional-N Phase-Locked Loop based on HDL behavioral modeling. The proposed design consists in describing the mixed behavior of this PLL architecture starting from the specifications of each building block. The HDL models of critical PLL blocks have been described in VHDL-AMS to predict the different specifications of the PLL. The effect of di...
متن کاملComparative Study of PLL, DDS and DDS-based PLL Synthesis Techniques for Communication System
The phase locked loop(PLL) has been widely used in wireless communication systems due to the high frequency resolution and the short locking time. The Direct Digital Synthesis(DDS) is also an emerging and maturing signal generation technology. But another advanced technique in which, DDS signal is mixed with the voltage-control oscillator output in the PLL feedback path. This solution helps in ...
متن کامل